International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 10 Issue: 05 | May 2023 www.irjet.net

# A VLSI Architecture of the Bilateral Filter for Real-Time Image Denoising

G.Premamai<sup>1</sup>, G.Rajendra<sup>2</sup>

<sup>1</sup>P.G Student, Department of Electronics and Communication Engineering, Vkr,Vnb& Agk college of Engineering, Gudiwada, Andhra Pradesh, India

<sup>2</sup>Associate Professor, Department of Electronics and Communication Engineering, Vkr,Vnb&Agk college of Engineering, Gudiwada, Andhra Pradesh, India \*\*\*

**Abstract** The Bilateral filter is a popular non-linear filter used for image denoising, edge detection, and texture analysis. However, it requires a large number of computations for each pixel, making it computationally intensive and challenging to implement in real time applications. A VLSI architecture of the Bilateral filter is to denoise a picture. The proposed architecture uses distance-oriented grouping, resource sharing, and LUT techniques to reduce hardware complexity, power consumption, and computation time. The outcomes of the experiments demonstrate that the suggested architecture can carry out instantaneous picture denoising. with high accuracy and minimum hardware resources. The suggested design is expected to be useful for various realtime image-processing applications, including medical imaging, video surveillance, and autonomous driving.

Key Words: Bilateral filter, VLSI architecture, instantaneous picture Denoising, distance-oriented grouping, resource sharing, LUT.

# **1.INTRODUCTION**

A well-liked non-linear filter for image denoising, edge detection, and texture analysis is the bilateral filter. However, because it necessitates several computations for every pixel, it is computationally demanding and difficult to apply in real-time applications. To denoise pictures, a VLSI design of the bilateral filter is presented. Results show that the recommended design, resource sharing, and LUT approaches may decrease the complexity of the hardware, the amount of power used, and the amount of time it takes to compute. The results of the experiments show that the recommended architecture is capable of real-time picture denoising with high precision and little hardware overhead. The proposed architecture is anticipated to be beneficial for several real-time image-processing applications, including autonomous driving and medical imaging.

### 1.1 Motivation

Hardware designs that can execute complicated image processing algorithms have been developed in response to the growing need for real-time image-processing software. The computationally demanding approach known as the bilateral filter necessitates doing several computations for

each pixel. In order to accomplish real-time picture denoising, a VLSI design of the bilateral filter is suggested in A VLSI design of the Bilateral Filter for Real-Time picture Denoising. To get over the computational complexity and power consumption restrictions of conventional solutions, which are frequently unsuitable for real-time applications, the bilateral filter was developed as a VLSI design for realtime picture denoising.

# **1.2 Problem Definition**

The problem addressed in this Bilateral Filter VLSI Architecture for Real-Time Image Denoising is the high computational complexity and power consumption of the bilateral filter, which limits its use in real-time image processing applications. The Bilateral filter is a non-linear filter that requires a large number of computations to be performed for each pixel, which makes it computationally intensive on challenging to implement in real time applications. Additionally, the traditional software implementations of the Bilateral filter due to their incompatibility with hardware implementation high hardware complexity and power consumption.

### 2. Literature Survey

In the examination of the literature, several studies on We looked at the bilateral filter and its uses. Multiple techniques are utilized to implement the bilateral filter in hardware and software. Some of the major findings of the literature review are as follows: Popular non-linear filter for image processing is the bilateral filter. applications, such as image denoising, edge detection, and tone mapping.

- Due to the many consumptions need for each pixel, a. the bilateral filter has a high computational cost making it computationally demanding and difficult to apply in real time applications.
- b. Researchers have suggested a number of methods, such as distance-oriented grouping, resource sharing, and LUT approaches, to reduce the computational complexity and power consumption of the bilateral filter.



- c. According to the literature study as a hole, the bilateral filter is a common filter for image processing applications, and there are numerous methodologies and implementations to optimizes its computationally complexity and power consumption.
- d. The bilateral filer's suggested VLSI design from A VLSI of the bilateral filter for real time image using this discovery's as a foundation denoising offers a useful and effective method for real-time picture denoising reduce the amount of processing and energy used. Bilateral filter overview.

Geometric and photometric components make up the bilateral filter for grayscale and colour pictures. The spatial filter used to implement the geometric component, also known as the domain filter, is frequently defined as a lowpass filter. The domain filter can finish the full denoising procedure by averaging the values of neighboring pixels. However, while denoising, linear averaging excessively blurs the edges of objects. A range filter, a photometric component is employed to maintain the borders by averaging adjacent pixel values. The range filter is a nonlinear component that is programmed to ignore any pixel, regardless of location, whose value deviates from the value of the centre pixel in the filter window by a certain amount. The following sentences provide a description of the bilateral filter.

$$\hat{f}(x, y) = \frac{K(x, y)}{N(x, y)} = \frac{\sum_{(s,t)\in\Omega} f(x, y) W_d(s, t) W_r(s, t)}{N(x, y)}$$

When Gaussian noise is taken into consideration, the formulas (2) and (3), both of which are derived from the Gaussian curve, are used to describe Wd (s, t) and Wr (s, t) respectively:

$$W_d(s, t) = \exp(-\frac{D(f(x, y), f(s, t))^2}{2\sigma_d^2}),$$
  
$$W_r(s, t) = \exp(-\frac{\delta(f(x, y), f(s, t))^2}{2\sigma_r^2}),$$

where D(f (x, y), f (s, t)) and (f (x, y), f (s, t)) represent the Euclidean distance and intensity distinction between the current pixel f(x, y) and its neighbour pixel f(s, t), respectively, and d and r control the width of the Gaussian curve assigned to Wd (s, t) and Wr(s, t). The operation rule prevents the photometric component from being determined beforehand, necessitating the division in normalisation equation-3.

	y-2	y~1	v	y+1	y+2
x-2	8,	5,	4,	5	8,
x-1	5	2,	1_	2 。	5,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
x	4,,,	1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0	1	4,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
x+1	5	2,6	1,,,	2,8	5
x+2	8 20	521	4 22	5 23	824

**Fig -1**: Arrangement focused on distance for windows 5 by 5in size.

In order to ensure that the range of the filter pictures does not exceed the defined limitations as a result of filtering, the normalization term is then carried out with N(s, t):



**Fig -2**: The following are the results for lighthouse notation (a) a noisy image with a standard division of 20; (b) filter using a software-oriented bilateral filter; (c) Filter using a fully synchronized design of a bilateral filer based on an FPGA for real-time denoising; (d) filter using the suggested design.

$$N(x, y) = \sum_{(s,t)\in\Omega} W_d(s, t) W_r(s, t).$$

The Bilateral filter excels in the areas of edge recognition, texture removal, tone mapping, and picture denoising. Based on the idea of weighted average of nearby pixels, it is a sort of smoothing filter that maintains edges while reducing noise.

#### 2.1 Existing systems

Noise-Aware and Light Weight VLSI Design of Bilateral Filter for robust and Fast Image Denoising for mobile system.



This system was proposed by Sung-Joon Jang and Youngbae Hwang in their research paper, "Noise-Aware and Light-Weight VLSI Design of Bilateral Filter for Robust and Fast Image Denoising in Mobile Systems." The paper also suggests a binary range kernel that reduces the complexity of the range kernel by substituting binary operations for range kernel operations. A noise-aware bilateral filter (NABF) based on the suggested binary range kernel is presented in Noise-Aware and Light-Weight VLSI Design of Bilateral Filter as a fully parallel and pipelined VLSI architecture. Fieldprogrammable gate array (FPGA) implementation of the design proved successful.



Fig-3 : Difference-based image noise and pixel intensity.

A small, noise-conscious bilateral filter Fast and Reliable Image Denoising in Mobile Systems Using VLSI Design The authors Sung-Joon Jang and Youngbae Hwang suggested this technology, called Noise-Aware and Light-Weight. According to a study titled "VLSI Design of Bilateral Filter for Robust and Fast Image Denoising in Mobile Systems," the range kernel may be made simpler by employing a binary range kernel, and noise can be estimated using a model for visual noise based. The proposed binary range kernel-based noise-aware bilateral filter (NABF) is described as a fully parallel and pipelined VLSI design in VLSI Design of Bilateral Filter.



Fig-4: Bilateral filter with noise-awareness proposed VLSI architecture.

Here, the letters R stand for registers, ADD and SUB for adders and subtractors, MULT and DIV for multipliers and divisions, M and MUX for multiplexers, and ABS and COMP for comparison logic and absolute operations, respectively. The proposed binary noise-aware bilateral filter is implemented in a VLSI. an image window of 5 by 5 pixels is supported by a fully pipelined and parallelized hardware architecture for each clock.



**Fig-5:** For the evaluation's data set. As evident For testing the suggested strategy, we took pictures of highly-textured and variously coloured settings from (a) to (e). The areas that will be expanded for the offered qualitative comparison are those with yellow dashed borders.

# **3. PROPOSED METHOD**



Fig-6: Suggested VLSI architecture block diagram.

The precomputed the values of Gaussian function, which are required for effective processing, are also stored in a memory module included in the suggested design. Real-time imagedenoising applications can use the architecture since it has been optimized to lower hardware costs and speed up processing.



**Fig-7:** Position-oriented grouping of window size 5 × 5 from PPRM.

For real-time applications, bilateral filtering must be implemented on hardware. Several bilateral hardware designs have been developed and implemented using Field Programmable Gate Arrays (FPGAs). After grouping the input data, the recommended kernel-based method would process the whole 5 by 5 filter window in one pixel clock cycle. The Euclidean distances D(f (x, y), f (s, t)) between the current pixel at location (x, y) and its 24 neighbors are shown in Fig. 3 in a 5 by 5 filter window.

# **4. SOFTWARE REQURIREMENTS**

In addition to supporting programming languages like Java, C#, etc., it also has its own Integrated Development Environment (IDE) and library collection. Originally known as the matrix programming language, the acronym MATLAB stands for "Matrix Laboratory." It is a programming language of the fourth generation.



Fig-8: Matlab software.

Vivado Design Suite is a software suite produced by Xilinx for synthesis and analysis of hardware description language (HDL) designs, superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis. Vivado represents a ground-up rewrite and rethinking of the entire design flow (compared to ISE). Like the later versions of ISE, Vivado includes the in-built logic simulator. Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic.



Fig-9: Xilinx vivado software.

## 5. RESULTS



Fig-10: Sort 9 device.

The device was connected to Matlab through the Sort9 port. These stages include the input/output buffer, the grouping and sorting unit, the LUT unit, the distance calculation unit, the weight calculation unit, the normalization unit, the filter implementation unit, the memory unit, and the output unit.

🝌 mari - [D:/mani/mani.spr] - Vivado 2018.1			- 0 ×
Elle Edit Flow Tools Reports	Window Layout Yew Help	p Q Quick Access	implementation Complete 🗸
. B, H ← ← B H × 4	* <b>)</b> # 51 0 8	¢Σ % Ø ¥	III Default Layout 🗸 🗸
Flow Navigator 5 0 7 - Mi	PLEMENTED DE SKIN - xc7a20085x4	84-2L (active)	? ×
In STEGRATOR     Orest Boot Design     Orest Boot Design     Orest Boot Design     Orest Boot Design     Rut Immution     V SIALATOH     Rut Immution     V SIALATOH     Port Bootshid Design     Orest Bootshid Design	Tot Contains         Messages         Lit           Q         Q         Q         Q           Cettings         Burnmary (80.236 W, Marging         Lit           Destings         Burnmary (80.236 W, Marging         Lit           Power Tought         Stress         Stress           Utation Datasis         Heinzerdress (80.551 W)         Lit           Datasis         (52.24 W)         Dot (52.24 W)           SO (54.228 W)         SO (54.228 W)	go Swapen Reveals have Parer × Imma      Sammary     Foreir and/or how higher heads of heads of heads and head      Sammary     Reveal heads have higher heads of heads of heads and head      Reveal heads have head      Reveals heads the or exclusions     Reveals heads the reveals      Reveals heads      Reveals heads      Reveals heads      Reveals heads     Reveals heads      Reveals      Reveals heads     Reveals      Reveal	0x.Clip Poer           0x.Clip Poer </td
IMPLEMENTATION			
<ul> <li>Hun imprementation</li> </ul>			
<ul> <li>Open impremented Design</li> </ul>			
Edit Timina Constraints			
Con riving Constraints	( )		
Consider a standard some and some	impl_1 (saved)		
ROADON CASCE NAMAGING			
Type here to search	🕂 🛱 🔍 🖸	0 🗛 🕷 🚘	Earnings upcoming ^ 10 & 0 40 N 4/19/2023

Fig-11: Power report for sort 9.

The power consumption report alludes to a study of the proposed VLSI architecture's power use. To simulate the power consumption of the design while taking into account numerous characteristics, such as clock frequency, supply voltage and transistor sizes.







The set of nine graphs that are to evaluate how well the bilateral filter performed on the supplied input photos. The denoising outcomes are shown in these graphs. These graphs represent the denoising results obtained by the algorithm for different input images.

	Wedow Lagout View Belp Q- Outli Access	Running opt_design Gancel
9, 11 + ~ 0 11 X		111 Default Layout
iow Navipator 🗄 🕸 7 🔔	MPLEMENTED DE SKN - sc7a20080x484-2L (active)	?
RTL 4N4LYSIS	Implemented Design is cul-of-date Implementation is running Reload. Close Design	
> Open Elaborated Design		
		7 (0) 1
SYNTHESIS	8 + + 4 4 2 2 3 0 0 + - C 166 Cells 144 10 Pols 564 Nets	0
Run Synthesis		
> Open Synthesized Design		
IMPLEMENTATION		
Run implementation		
· Open Implemented Design		
Constraints Wizard		
E de Denine Constantes		
the second		
Report Timing Summary		
Report Clock feetworks		
Report Clock Interaction		
Report Nethodology		
B		
Report DRC		
Report Noise		
Report Noise Report Noise		
Report Unic Report Noise Report Utilization		
Report Disc Report Noise Report Utilization		

Fig-13: Sort 9 schematic.

The Sort 9 Schematics refer to the schematic diagrams of the 9 different stages of the bilateral filter architecture.

Des Ens vice Totes webber	a Waqow, Fafory Raw, F	Selp 4.º Quildi Access		Implementation Complete
9, 12 + D 16 X	* F H 0 B	O X × Z O		III Default Layout
low Navigator 🗄 🕸 7 🔔	IMPLEMENTED DE SKIN - xc7 x200th	19484-2L (active)		?
SINTHESIS	Ticl Console Messages Log	g Reports Design Rises DBC Methods	logy Power × Timing	? _ 0 0
<ul> <li>Run Synthesis</li> </ul>	Q I O I	Summary		
> Open Synthesized Design	Settings Summary (18:405 W. Margir	Power analysis from implemented netlist. Adulty derived from constraints files, simulation files or	Co-Chip Power	
IMPLEMENTATION	Power Supply	vectoriess analysis.	Dynamic 18.141 W (99%)	
Run Implementation	<ul> <li>Utilization Details</li> </ul>	Total On-Chip Power: 18.405 W	28% States 5.063.W (29%)	
<ul> <li>Open Implemented Design</li> </ul>	Hierarchical (18.543 W)	Design Power Budget: Not Specifie	8 99% 30% ELogic 5,445W (30%)	
Constraints Wizard	Data (5.063 W)	Power Budget Margin: NA	42% 📃 10: 7.632 W (42%)	
Edit Timing Constraints	Logic (5.446 W)	Junction Temperature: 70.4°C		
10 Report Timing Summary	NO (7.632 W)	Thermal Margin: 29.6°C (11.7	W) Device Static 0.254 W (1%)	
Bened Clock Networks		Effective aux 25°GW	Temperature and power margin to or in excess of the maximum accepted range for this device marks	
Read Clerk Manufac		Confidence level		
Prepart Contra Interaction		Launch Power Constraint Advisor to find and fis	intermal margin is negative when estimated junction temperature exceeds the maximum specified value. In this case, use this	
E Papar Montangy		invalid switching activity	information to decide how best to address the excess power consumed on-chip	
HEPOR DHU				
Report Noise				
Report Utilization				
Seport Power				
Schematic				
PROGRAM AND DEBUG	C memory and the second			
E Generate Bitstream	impi_1 (saved)			

Fig-14: Power report for bilateral filter.

The power report details the total amount of power used by the circuit moreover, the amount of power used by each individual circuit component. This analysis is crucial because it aids in the circuit's power consumption optimization, which is a crucial factor in the design of affordable and energy-efficient systems. It enables the modification of the circuit's most power-hungry components.



Fig-15: Midean graph.

The Midean Graph is a graph that shows the comparison of the filtering efficiency between the Median filter and the Bilateral filter. It is created using MATLAB and displays the performance of the two filters for a range of window sizes. while the y-axis represents the execution time in seconds. The Midean graph is essential in evaluating the performance of the Bilateral filter against the Median filter, which is commonly used for image Denoising.

Ene Edit Flow Jooks Reports Window Layout York Help Q- ColorAccess	Implementation Complete
9,8 + + 9 8 X * >, 9 5 0 0 0 Σ × × X	III Default Layout
How Navigation 3 0 7 IMPLEMENTED DE SIGN - sc7a20085w484-28, (active)	?
3 Open Elaborated Design g Project Summary × Schematic ×	785
+ + Q Q X X 0 0 + - C .	Cells 81 KO Ports 173 Nets
SYNTHESIS	1
Run Synthesis	Received and the second s
> Open Synthesized Design	
MPLEMINTATION E	0
Run implementation	8
V Open Implemented Design	
Constraints Witard	
Edit Timing Constraints	
(D) Report Timing Summary	
Report Clock Networks	
Report Clock Interaction	
Benet Methodeloge	
Record DBC	Northern Control of Co
Barrot Mona	
Parent Hinding	
Pagent Oncaron	
a reportrower	
24 sensenteet	\$?

Fig-16: Midean schematic.

The median non-linear filter swaps out each pixel's value for the median of its neighbours. This filter is typically applied during image processing to minimise noise while maintaining the sharpness of the picture's edges. The Median filter is implemented in the recommended architecture using a combination of hardware capabilities and digital signal processing techniques Real-time picture denoising, which is necessary for many applications, including video processing and monitoring, is made possible by the hardware implementation of the Median filter. The Median filter is implemented via a pipeline of processing units, each of which calculates the Median value for a subset of the input image's pixels.





Fig-17: Test Bench Behavioral Simulation.

This output would include the simulation results of the proposed architecture on a test bench for evaluating its functionality and performance.



Fig-18: Input Image.

The above output would display the original Lena image that was used as a test image for the bilateral filter.



Fig-19: Noise Image.

The above output would show the Lena image after adding noise to it to simulate a noisy image.

	Enter	number	of	rows of	the mask: 3	
fx	Enter	number	of	columns	of the mask:	3



The above window will enter to filter by using to obtain high accuracy they having M by N.



Fig-21: Denoise Image.

This output would display the denoised Lena image obtained by applying the bilateral filter to the noisy Lena image.

Co	mmand Window
	ans =
	12.3200
	ans =
fx	20.6054

Fig-22: The denoised image PSNR.

This output would provide a quantitative measure of the noise reduction achieved by the bilateral filter. It is usually calculated as the ratio of the standard deviation of the noise in the original image to the standard deviation of the noise in the denoised image.



## **6. CONCLUSIONS**

For real-time picture denoising the bilateral filter's VLSI design was created. The recommended design reduces complexity, hardware power consumption. and implementation costs while maintaining the high precision and clarity of the denoised image. Additionally, it uses LUT methods, resource sharing, and distance-oriented grouping. The testing results showed that the recommended architecture provides real-time performance with equivalent or superior FPGA-Based Fully Synchronized Design of a Bilateral Filter for Real-Time Image Denoising values when compared to existing software implementations of the bilateral filter.

#### REFERENCES

- C. Tomasi and R. Manduchi, "Bilateral filtering for gray and color images," in Proc. 6th Int. Conf. Comput. Vis., Jan. 1998, pp. 839–846.M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989.
- [2] M. G. Mozerov and J. van de Weijer, "Accurate stereo matching by two-step energy minimization," IEEE Trans. Image Process., vol. 24, no. 3, pp. 1153–1163, Mar. 2015.
- [3] Q. Yang, "Hardware-efficient bilateral filtering for stereo matching," IEEE Trans.
- [4] Pattern Anal. Mach. Intell., vol. 36, no. 5, pp. 1026–1032, May 2014.
- [5] C.-T. Huang, "Bayesian inference for neighborhood filters with application in denoising," IEEE Trans. Image Process., vol. 24, no. 11, pp. 4299–4311, Nov. 2015.
- [6] M. Zhang and B. K. Gunturk, "Multiresolution bilateral filtering for image denoising," IEEE Trans. Image Process., vol. 17, no. 12, pp. 2324–2333, Dec. 2008.