

Design of High Speed 64x64 Bit Fault Tolerant Reversible Vedic **Multiplier**

Akansha Sahu¹ Anil Kumar Sahu²

¹ ME Student ,Electronic & Telecommunication Engg , SSTC, Chhattisgarh, India ² Assistant Professor, Electronic & Telecommunication Engg, SSTC, Chhattisgarh, India

Abstract - Multiplier is the most widely used arithmetic unit, having great importance in the digital world. For example- Digital Signal Processing, Processor and Quantum Computing etc. The Multiplier is the slowest and having a complex structure. In this paper a 64x64 bit high speed and fault tolerant multiplier architecture is proposed .The speed of the with the help "Urdhva multiplier is enhanced Tiryakbhayam" aphorisms from the ancient Vedic Indian Mathematics. Further the architecture of the multiplier is implemented using the Fault Tolerant Reversible Gates which exhibits a fault tolerant property by preserving the parity. Hence the parity checking method is used to find out the error and correction. Finally the Partial Product of the multiplier is added with the help of fault tolerant Carry look ahead adder. The coding is written in Verilog .While synthesis and simulation is performed using Xilinx 14.7i.

Key Words: Delay, Fault Tolerant Reversible gate, Vedic Method, Carry look ahead Adder.

1. INTRODUCTION

As the technology is scaling down from micro scale to nano scale . At such scale a new field is evolved is called quantum computing. Quantum computation based on the principle of reversible operation, means the information is conversed and performs certain task in nanosecond. [1] These are the main motivation to develop a high speed multiplier using reversible logic gates. In order to implement a high speed multiplier an Vedic algorithm is applied .Because it perform simple operation and yield result quickly. The multiplication process involves two step generation of partial product and addition of partial product, these two steps are concurrently perform by the Urdhva Tiryakbhyam algorithm of Vedic Mathematics .[5]

This paper proposes the implementation of fault tolerant reversible Vedic multiplier, with the aim to develop a high speed multiplier with Vedic method and the architecture of multiplier is implemented with fault tolerant reversible gate in order to improves the reliability, reduces area.

The paper is describe under the following sections : Section 2 explain Reversible logic Gates, Section 3 Urdhav Tiryakbhyam aphorism, Section 4 Fault Tolerant Carry Look Ahead Adder Section 5 Proposed 64x64 bit Fault Tolerant Reversible Vedic Multiplier Architecture Section 6 shows the Result and Comparison and Section 7 shows the Conclusion.

2. REVERSIBLE LOGIC GATES

Reversible logic perform reversible computation means that the input can be recovered back from the output and the output can also be obtained from the input . Hence the reversible logic circuit are also called as the Information loss-less logic. Reversible logic is classified into types they are Basic Reversible gate and Fault Tolerant Reversible Gates. Reversible gate are those gates having the same number of the input lines and the output line. While Fault tolerant Reversible gate are also known as the parity preserving reversible gate which performs reversible computation as well as the preserve the parity at the input side as well as at the output side.[12] Some of the Fault Tolerant Reversible Gate are shown in the below:

2.1 Double Feynman Gate

The double Feynman gate is a 3*3 gate are shown in the fig1. The input vector is I(A,B,C) and output vector is O(P,Q,R). The input parity is same as the output parity .Quantum Cost of F2G is equal to 2.





2.2 Islam Gate(IG)

The Islam gate is a 4*4 gate are shown in the fig 2. The input vector is I(A,B,C,D) and output vector is O(P,Q,R,S). The input parity is same as the output parity and .Quantum Cost of F2G is equal to 7. It can perform AND,EX-OR function.





2.3 NFT Gate

The NFT gate is a 3*3 gate are shown in the fig 3. The input vector is I(A,B,C,D) and output vector is O(P,Q,R,S). The input parity is same as the output parity. Quantum Cost of NFT is equal to 5. It can perform NOT, OR , XOR,NAND,AND,EX-OR function.





3. URDHVA TIRYAKBHYAM APHORISMS

Urdhva Tiryakbhyam(UT) sutra is the multiplication formula from the ancient Vedic mathematic which suits for the multiplication of decimal number, hex as well as for the binary number. The multiplication of two decimal number .This features of UT algorithm compatible with the digital systems. The UT provides the fast computation because the partial product and their sums are calculated parallel. The Sanskrit words Urdhva means vertical and Tiryakbhyam" means "crosswise" in English..These algorithm performs crosswise and vertical operations between the two numbers which shown in the fig 4 .The procedure is adapted for the multiplication is based on the concept in which generation of the partial products and additions are done concurrently which increases the speed of multiplication operation.[7]





4. FAULT TOLERANT CARRY LOOK AHEAD ADDER Carry-look ahead adder is the fastest adder among the all adders. It generates carry bit in advance before it generates the sum, which reduce computation time to obtain final results.[10] Here the Carry look ahead adder is implemented using the New Fault Tolerant gate (NFT) gate and Double Feynman gate. Fault tolerant carry look ahead adder is used to add the partial product of the multiplier blocks .The 2-bit fault tolerant carry look ahead adder is shown in the fig 5.



Fig- 5 : 2-Bit Fault Tolerant Carry Look Ahead Adder.

5.IMPLEMENTATION OF PROPOSED MULTIPLIER ARCHITECTURE

The 64x64-bit high speed fault tolerant reversible Vedic multiplier architecture is constructed by using 2x2 bit,4x4 bit,8x8 bit ,16x16bit ,32x32bit fault tolerant reversible Vedic multiplier. In the first step 2x2 multiplier architecture is implemented with fault tolerant reversible gate, and Urdhva Triyagbhayam algorithm is applied, which is the major building block for the construction of 64x64 bit multiplier. Further 4x4bit, 8x8 bit, 16x16 bit,32x32 bit Fault tolerant reversible Vedic multiplier are shown in the below section.

5.1 2x2 Bit Fault tolerant Reversible Vedic Multiplier

The basic building block of the 2x2 fault tolerant reversible vedic multiplier is constructed using the fault tolerant reversible gate they are 2 Islam gate, 3 NFT gate and 3 Double Feynman gate. And the Urdhva Tiryagkbhyam algorithm is applied for multiplication. Let us consider 2-bit of input say AOA1 and BOB1 as per vedic algorithm. The output is obtained in 4-bit P0,P1,P2,P3. where P0 is obtained by performing vertical

© 2015, IRJET.NET- All Rights Reserved

multiplication of A0 and B0. The P1 is obtained by the cross wise multiplication and their addition that is A1B0 and A0B1. The P2 is obtained by the addition of the product vertical data A1 and B1. Finally the P3 is the carry generated from the calculation of P2.

5.2 4x4 Bit Fault Tolerant Reversible Vedic Multiplier

The 4x4 bit Fault tolerant Reversible Vedic multiplier is designed using four 2x2 bit fault tolerant Reversible Vedic multiplier. While the output of the four 2x2 multiplier is added with the help of carry look ahead adder and the carry look ahead is also implemented using fault tolerant reversible gate. The block diagram of the proposed 4x4 Fault Tolerant Reversible Vedic multiplier is shown in the fig 6.



Fig- 6 :4x4 Bit Fault Tolerant Reversible Vedic Multiplier

5.3 8x8 Bit Fault Tolerant Reversible Vedic Multiplier

The 8x 8 bit multiplier is implemented using four 4X4 bit multiplier. The outputs of these multipliers are added with fault tolerant carry look ahead adder to obtain the final product. Thus, in the final stage three adders are also required. Now the basic building block of 8x8 bits multiplier is shown in the fig 7.





5.4 16x16 Bit Fault Tolerant Reversible Vedic Multiplier.

The 16x16 bit multiplier is implemented using four 8X8 bit multiplier. The outputs of these four 8X8 bit multipliers are added with fault tolerant carry look ahead adder to obtain the final product. Thus, in the final stage three adders are also required. Now the basic building block of 16x16 bits multiplier is shown in the fig 8.



Fig- 8 :16x16 Bit Fault Tolerant Reversible Vedic Multiplier

5.5 32x32 Bit Fault Tolerant Reversible Vedic Multiplier.

The 32x32 bit is implemented using four 16x16 fault tolerant reversible Vedic multiplier. The outputs of four 16X16 bit multipliers are added with fault tolerant carry look ahead adder to obtain the final product to produce 64-bit output which is shown in fig 9.





Fig-10 :64x64 Bit Fault Tolerant Reversible Vedic Multiplier

Fig -9 :32x32 Bit Fault Tolerant Reversible Vedic Multiplier

5.6 64x64 Bit Fault Tolerant Reversible Vedic Multiplier.

The 64x64 bit is implemented using four 32x32 fault tolerant reversible Vedic multiplier. The outputs of four 32X32 bit multipliers are added with fault tolerant carry look ahead adder to obtain the final product. Now the basic building block of 64x64 bit fault tolerant reversible Vedic multiplier shown in the fig 10.

6. RESULT AND COMPARISON

In this paper 64x64 bit Urdhhva Tiryakbhyam multiplier using fault tolerant reversible gates are designed in Verilog and the synthesis and simulation was done using Xilinx14.7i. The synthesis result obtained for the Proposed Fault tolerant Reversible Vedic multiplier and simulation results and RTL synthesis are shown in Figures 11 and 12 respectively. The device utilization summary of 64x64 fault tolerant reversible Vedic multiplier for Xilinx, Virtex 6-family is shown below:

Device Utilization Summary: Selected Device : 3s500efg320-5.

Number of LUT Flip Flop pairs used: 9783

Number with an unused Flip Flop: 9783 out of 9783 100%

Number with an unused LUT: 0 out of 9783 0%

Number of fully used LUT-FF pairs: 0 out of 9783 0%

The simulation result is obtained for the Proposed fault tolerant Reversible Vedic multiplier for verification is shown in fig 11. In behavioral simulation test is performed for the given input bits-

a) For 64x64 bit fault tolerant reversible Vedic multiplier input ,multiplier a="12 and multiplicand b= "12" and we get 128-bit output c= "144". Similarly another input is applied where multiplier a= "18" and multiplicand b= "18" also we get the output in 128 bit, c= 324.

								10,000,000 ps
Name	Valu	ىبىيلىر	9,999,995 ps	19,999,996 ps	9,999,997 ps	9,999,998 ps	9,999,999 ps	10,000,000 ps
🕨 <table-of-contents> a[63:0]</table-of-contents>	18				12			18
🕨 <table-of-contents> b[63:0]</table-of-contents>	18				12			18
🕨 🕌 c[127:0]	324				144			324
🕨 😽 c1(63:0)	324				144			324
🕨 😽 c2[63:0]	0				0			
🕨 📑 C3[63:0]	0				0			
🕨 😽 c4[63:0]	0				0			
🕨 😽 s1(95:0)	324				144			324
🕨 😽 s2[95:0]	0				0			
13 🕌	0							
Ц_ сс2	0							
60 🎳	0							
		X1: 10,000,000 ps						

Fig-11:Simulation result of Proposed 64x64 Bit Fault Tolerant Reversible Vedic Multiplier with carry look ahead adder (12x12=144) &(18x18=324)



Fig-12:RTL Schematic of Proposed 64x64 Bit Fault Tolerant Reversible Vedic multiplier

Table I shows the comparisons of Proposed 64x64 bit Fault tolerant Reversible Vedic Multiplier using carry look ahead adder in terms of computational path delays (ns) and fault tolerant property.

Parame	64-bit	64-bit	64-bit	64-bit	
ter	Array	Vedic	Booth	Proposed	
	Multipli	multipli	Multipl	Fault	
	er	er	ier	Tolerant	
	[19]	[19]	[19]	Reversibl e Vedic multiplier	
Delay(n s)	47.855	45.601	46.340	40.942	
Fault Toleran t Propert y	No	No	No	Yes	

Table I:Comparisons of Proposed 64x64 bit Fault Tolerant Reversible Vedic Multiplier using carry look ahead adder and Array Multiplier, Vedic Multiplier Booth Multiplier.



Chart-13:Comparison Between the Existing Array Multiplier, Vedic Multiplier Booth Multiplier and Proposed Fault Tolerant Reversible Vedic Multiplier

7. CONCLUSION

This paper presented a high speed multiplier using Urdhva Tiryakbhayam algorithm for multiplication based on Vedic mathematics and the partial product addition is done by the fault tolerant carry look ahead adder which offered fast computational speed. While architecture of multiplier is implemented using fault tolerant reversible gate . The Proposed 64x64 Fault tolerant Reversible Vedic Multiplier have minimum path delay and fault tolerant capability when compared to other multipliers.

In future, high performance adaptive LMS filter can be designed using fault tolerant reversible Vedic multiplier which provide faster computational speed, These multiplier used in quantum computer ,as quantum computing perform computation in reversible manner.

REFERENCES

- [1] Vijay K Panchal, Vimal H Nayak, "Analysis of Multiplier Circuit using Reversible Logic", International Journal for Innovative Resaerch in Science & Technology, Volume 1, Issue 6,pp-2249-6010,Nov 2015.
- [2] **Prof. Amol D. Morankar, Prof Vivek M.Sakode,** " Reversible Multiplier with Peres Gate and Full Adder", International Journal of Electronics Communication and Computer Technology, Volume 4,Issue 4,pp-2249-7838, July 2014.
- [3] Rakshith T.R and Rakshith Saligram, "Design of High Speed Low Power Multiplier Using Reversible logic: A Vedic Mathematical Approach", International

Conference on Circuits, Power and Computing Technologies, 2013.

- [4] Rakshith T.R and Rakshith Saligram, Optimized Reversible Vedic Multiplier For High Speed Low Power Operations, IEEE Conference on Information and Communication Technologies, 2013.
- [5] A. Shifana Parween and S. Murugeswari, "A Design of High Speed, Area Efficient, Low Power Vedic Multiplier using Reversible Logic Gate", International Journal of Emerging Technology and Advanced Engineering, Volume 4,Issue 2, February 2014.
- [6] Krishnaveni D and Umarani, "VLSI Implementation of Vedic Multiplier with Reduced Delay", International Journal of Advanced Technology & Engineering Research, Volume 2,Issue 4, July 2012.
- [7] Sadhu Suneel and L.M.L.Narayana Reddy, "Design of a High Speed 8x8 UT Multiplier Using Reversible Logic Gates", International Journal of Computer Science information and Engg,Volume 3, Issue4,2014.
- [8] Ch. Harish Kumar, "Implementation and Analysis of Power, Area and Delay of Array, Urdhva,Nikhilam Vedic Multipliers", International Journal of Scientific and Research Publications, Volume 3, Issue 1, January 2013.
- [9] Vengadapathiraj.M, ,Rajendhiran.V, Gururaj.M,Vinoth Kannan.A and Mohamed Nizar.S,"Design and FPGA Implementation of High Speed 128x 128 bits Vedic Multiplier Using Carry Look-Ahead Adder", international journal of advanced research in electronics and communication engineering ,Volume 4, Issue 2, february 2015.
- [10] Aneesh R and Sarin K Mohan, "Design and Analysis of High Speed, Area Optimized 32x32-Bit Multiply Accumlate Unit Based on Vedic Mathematic", International Journal of Engineering
- [11] Lafifa Jamal, Md. Mushfiqur Rahman and Hafiz Md. Hasan Babu , "An Optimal Design of a Fault Tolerant Reversible Multiplier", IEEE,2013.
- [12] Somayeh Babazadeh and Majid Haghparast, " Design of a Nanometric Fault Tolerant Reversible Multiplier Circuit", Journal of Basic and Applied Scientific Research, 2012.
- [13] Majid Haghparast and Masoumeh Shams, "A Novel Nanometric Parity Preserving Reversible Vedic Multiplier, Journal of Basic and Applied Scientific Research,2013.
- [14] M. Harish Kumar, Dr M. Raman Reddy, "High Speed 4x4 bit Vedic Multiplier based on Vertical and Crosswise methods", International Journal of Scientific Engg. And Technology Research, Vol. 3, Issue 3, March 2014.
- [15] A.Wasil Raseen Ahmed,"FPGA Implementation of Vedic Multiplier Using VHDL", International Journal of Emerging and Advanced Engineering,Vol. 4,Issue

International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 **IRIET** Volume: 02 Issue: 03 | June-2015 www.irjet.net

p-ISSN: 2395-0072

2, April 2014.

- Arvind [16] Ankit Chauhan and Pratap Singh,"Implementation of an Efficient Multiplier based on Vedic Mathematics Using High Speed Adder", Vol. 1, Issue 6, August 2014.
- [17] Shikha Kaushik and Javed Ashraf, "Implementation of Vedic Multiplier using Different Architecture", International Journal for Research in Science & Advanced Technologies, Volume-2, Issue -2, May-April .2013.
- [18] Navyashree Hosamane, G.Jyoti and M Z Kurian, " Design of Speed and Power Efficient 64x64 Bit Urdhva Tiryakbhyam Multiplier", Proceedings of Third IRF International Conference, 07th March-2015, Mysore, India, ISBN: 978-93-82702-74-0.
- [19] S. Koushigan , K . Hariharan and V.Vaithiyanathan "Design of an OptimizedHigh Speed Multiplier Using Vedic Mathematics", Contemporary Engineering Science, Volume 7, Issue 9, pp-443-448, 2014

BIOGRAPHIES



First Author: Ms. Akansha Sahu is a ME Research scholar Shri in Shankaracharya group of institutions, Bhilai (India). She has completed her B.E. in Electronics and Instrumentation department from CSIT, Durg in (2013). She has 3 international journal and Akansha 's area of interest is in the field of Low Power VLSI, VLSI testing, and a front end VLSI Design.



Second Author: Mr. Anil Kumar Sahu is working as assistant professor in shrishankaracharya group of institutions, Bhilai (India). He is currently pursuing his from Ph.D. Swami Vivekananda technical university Bhilai. He has completed his M.Tech in Microelectronics and VLSI Design from SGSIT, INDORE in(2008). He has selected as a Research Associate in BITS Pilani in 2009. He has 6 years of academic experience and has 20 international journal and 6 national Conference publications. Prof Sahu's area of interest is in the field of Mixed signal design, VLSI testing ,a front end VLSI Design.