

High Step-Up DC-DC Converter Based on Voltage Multiplier Cell and Voltage-Stacking Techniques for Renewable Energy Applications

S. KARTHICK¹, K. HARI²

^{1,2}Assistant Professor, Department of Electrical and Electronics Engineering, Muthayammal engineering college, Tamilnadu, India.

Abstract - A novel interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage-stacking techniques is proposed for the power conversion in renewable energy power systems. The circuit configuration incorporates an input-parallel output-series boost converter with coupled inductors, clamp circuits and a voltage multiplier cell stacking on the output side to extend the voltage gain. The converter achieves high voltage conversion ratio without working at extreme large duty ratio. The voltage stresses on the power switches are significantly lower than the output voltage. As a result, the low-voltage-rated metal-oxide-semiconductor field-effect transistors (MOSFETs) can be employed to reduce the conduction losses and higher conversion efficiency can be expected. The interleaved operation reduces the input current ripple. The leakage inductances of the coupled inductors act on mitigating the diode reverse recovery problem. The operating principle, steady-state analysis and design guidelines of the proposed converter are presented in detail. Finally, a 1-kW prototype with 28-V input and 380-V output voltages was implemented and tested.

Key Words: High step-up DC-DC converter; interleaved operation; coupled inductor; voltage multiplier cell.

1. INTRODUCTION

Nowadays, demand for clean or renewable energy sources has dramatically increased with population growth and the depletion of fossil fuel. Much effort has been made to explore renewable energy sources, such as photovoltaic (PV), fuel cell and wind energy systems. The renewable energy grid-connected system with PV and fuel cells calls for high voltage-gain and high-efficiency dc-dc converters because the low voltage generated by the PV and fuel cells needs to be raised to a high voltage for the input of grid-connected inverter. If the energy needs to be converted to a single-phase 220 V ac voltage utility grid, a 380–400 V dc bus voltage is required for the inverter. However, the outputs of PV and fuel cells are generally lower than 40 V due to safety and reliability considerations in home applications. Thus, a front-end DC-DC converter with about ten times voltage gain is satisfy the requirement.

Converter can be employed with operating an extreme large duty ratio. However, it causes several problems of high

switching losses, severe output diode reverse-recovery losses, and electromagnetic interference (EMI). Furthermore, for a high output-voltage converter, therefore, the high-voltage rated MOSFETs and diode with large conduction resistance are necessary due to the voltage stresses non the power devices are equal to the output voltage. It will result in large conduction and switching losses. In practice, the voltage gain of boost converters is limited due to the parasitic parameters effect. These problems are the main limitations of disadvantages for the boost converter.

For coupled inductor-based converters the high voltage gain can be achieved by adjusting the turns ratio of the coupled inductor and duty ratio. However, the power loss and high voltage stress on the power switches occur owing to the leakage inductance of the coupled inductor. The switched-capacitor converters can also obtain high voltage conversion ratio. However, many switches are required for these converters, and thus it leads to complexity of design for the driving circuit. The high step-up converters without a coupled inductor or transformer are proposed in Several kinds of interleaved high step-up converters with voltage multiplier cells have been proposed in the interleaved converters with three-winding coupled inductors are proposed to achieve high voltage conversion ratio and low input current ripple. However, they are a little complex and difficult to design, which results in the circuit complexity and cost problem.

1.1 Proposed Converter and Operating Principle

The proposed converter circuit is shown in figure 1a, where s_1 and s_2 are the power switches, D_{c1} and D_{c2} are the clamp diodes, C_{c1} and C_{c2} are the clamp capacitors, D_1 and D_2 are the output diodes, C_1 and C_2 are the output capacitors, $3D$ and $4D$ are the switched diodes, C_3 and C_4 are the switched capacitors, and oR is the load. There are two coupled inductors in the proposed converter. The coupling references are marked by “.” and “*.”. The circuit model of each coupled inductor includes an ideal transform




Figure 1. Proposed converter and its equivalent circuit. (a) Proposed converter; (b) Equivalent circuit.

are the primary and secondary windings of the coupled inductors, respectively, and the turns ratio of the coupled inductor is defined as $n = N_{s1} / N_{p1} = N_{s2} / N_{p2}$. The dual passive clamp circuits are used to recycle the leakage energy and suppress the turn off voltage spikes on the power switches. The voltage multiplier cell is realized by the secondary windings of the coupled inductors with series connection, the switched diodes and the switched capacitors to increase the voltage gain.

In the operational analysis, the proposed converter operates in continuous conduction mode (CCM), and the gate signals of the power switches are interleaved with the same duty ratio greater than 0.5 and a 180° phase shift. The key waveforms are shown in Figure 2. There are six operating modes in one switching period. The equivalent circuits for each mode are shown in Figure 3. Mode 1 [0 t₁, t₁]: At t = t₀, the power switch S₁ is turned on, and the power switch 2 S remains in the turn-on state. The leakage current i_{Lk1} rises quickly and its increasing rate is limited by $k_1 L$. The magnetizing inductance $m_1 L$ still transfers energy to the secondary side of the coupled inductors charging the switched capacitor 3 C. The diodes 1 D, 2 D, 4 D, C1 D and C2 D are reverse-biased, and only the switched diode 3 D is conducting as shown in Figure 3a. The current falling rate through the switched diode 3 D is controlled by the leakage inductances $k_1 L$ and $k_2 L$, which alleviates the diode reverse recovery problem. This mode ends when the current through the diode 3 D decreases to zero at the instant t₁, and the diode 3 D is turned off automatically. At the same time, the current through $k_1 L$ becomes equal to that of the magnetizing inductance $m_1 L$.

Mode 2 [t₁ t₂, t₂]: During the time interval, both the switches 1 S and 2 S conduct, and all diodes are reverse-biased as depicted in Figure 3b. The magnetizing inductances L_{m1} and L_{m2} as well as the leakage inductances L_{k1} and L_{k2} are linearly charged by the input voltage V_{in} . This mode ends at the instant t₂, when the switch S₂ is turned off.

Mode 3 [t₂, t₃]: At t = t₂, the switch S₂ is turned off, which makes the diodes DC2 and D₂ turn on due to the continuity of the leakage current i_{Lk2} . The switch S₁ remains in the turn-on state, as shown in Figure 3c. The energy kept by the magnetizing inductance L_{m2} is transferred not only to the

secondary side of the coupled inductors but also to the output capacitor C₂ and the clamp capacitor CC₂. The current through L_{k2} decreases and flows through two paths. One path is through CC₁, D₂, C₂ and S₂, so that the clamp capacitor CC₁ is discharged and the output capacitor C₂ is charged. The other path is through CC₂ and DC₂, so that the clamp capacitor CC₂ is charged. This mode ends when S₂ is turned on. Energies 2018, 11, x FOR PEER REVIEW 4 of 16 the leakage inductances $k_1 L$ and $k_2 L$ are linearly charged by the input voltage V_{in} . This mode ends at the instant t₂, when the switch 2 S is turned off.

Mode 3 [2 t₃, t₃]: At 2 t = t₃, the switch 2 S is turned off, which makes the diodes C₂ D and 2 D turn on due to the continuity of the leakage current $L_{k2} i$. The switch 1 S remains in the turn-on state, as shown in Figure 3c. The energy kept by the magnetizing inductance $m_2 L$ is transferred not only to the secondary side of the coupled inductors but also to the output capacitor 2 C and the clamp capacitor C₂ C. The current through $k_2 L$ decreases and flows through two paths. One path is through C₁ C, 2 D, 2 C and 2 S, so that the clamp capacitor C₁ C is discharged and the output capacitor 2 C is charged. The other path is through C₂ C and C₂ D, so that the clamp capacitor C₂ C is charged. This mode ends when S₂ is turned on.




Figure 2. Key waveforms of the proposed converter.




Figure 3. Operating modes of the proposed converter. (a) Mode 1; (b) Mode 2; (c) Mode 3; (d) Mode 4; (e) Mode 5; (f) Mode 6.

Mode 4 [t₃, t₄]: At t = t₃, the power switch S₂ is turned on, and the power switch S₁ remains in the turn-on state. The diodes D₁, D₂, D₃, DC₁ and DC₂ are reverse-biased, and only the switched diode D₄ is conducting as shown in Figure 3d. The current through the leakage inductance L_{k2} rises quickly, and the current through the leakage inductance L_{k1} falls quickly. The stored energy in the magnetizing inductance L_{m2} still transfers to the secondary side of the coupled inductors charging the switched capacitor C₄. As the current through the leakage inductance L_{k2} increases, the secondary side current of the coupled inductors decreases. The of the current through the switched diode D₄ decreases and its falling rate controlled by the leakage inductances L_{k1} and L_{k2}, which alleviates the diode reverse recovery problem. This mode ends when the diode current i_{D4} decreases to zero at t = t₄, and D₄ is turned off automatically. At the same time, the current through L_{k2} becomes equal to that of the magnetizing inductance L_{m2}.

Mode 5 [t₄, t₅]: The operating state of modes 5 and 2 are similar. During this interval, all diodes are turned off, as shown in Figure 3e. The magnetizing inductances L_{m1} and L_{m2} as well as the leakage inductances L_{k1} and L_{k2} are charged linearly by the input voltage V_{in}. This mode is terminated as the switch S₁ is turned off.

Mode 6 [t₅, t₆]: The switch S₁ is turned off at t = t₅, which turns on the diodes DC₁ and D₁. The switch S₂ remains in turn-on state. The current-flow path of this mode is shown in Figure 3f. The energy stored in the magnetizing inductance L_{m2} begins to transfer to the secondary side of the coupled inductors charging the switched capacitor C₃ via the switched diode D₃. The current through the diode D₃ is controlled by the leakage inductances L_{k1} and L_{k2}. The leakage current i_{Lk1} decreases and flows to the clamp capacitor CC₁ via DC₁ and S₂, meanwhile it flows to the output capacitor C₁ and the clamp capacitor CC₂ via D₁ and S₂. The time t₆ is the ending of a switching period T_s when the power switch S₁ is turned on again.

1.2. Steady-State Analysis and Design Guidelines

In order to simplify the performance analysis of the proposed converter, the following assumptions are made.

- (1) Voltages on the capacitors are regarded as constant over one switching period due to their sufficiently large capacitances.
- (2) All of the power devices are ideal. The on-resistance R_{ds(ON)} and parasitic capacitances of the power switches are ignored, and the forward voltage drops of the diodes are neglected.
- (3) The leakage inductances of the couple inductors are much smaller than the magnetizing inductances, and, therefore, they are neglected.
- (4) The switching period is T_s. The power switches operate with the same duty ratio D and 180° out of phase.

1.2.1. Voltage Gain

Since the time intervals of modes 1 and 4 are very short, only modes 2, 3, 5 and 6 were considered for the steady-state analysis. Based on the operating principle discussed in the aforementioned section, the charging voltage of the magnetizing inductance L_m is the input voltage V_{in} during the switch is in the turn-on state for time DT_s, and the discharging voltage is the clamp voltage V_{CC1} or V_{CC2} minus the input voltage V_{in} during the switch is in the turn-off state for time (1 - D)T_s. By applying the voltage-second balance to the magnetizing inductance, the voltages on the clamp capacitors CC₁ and CC₂ can be calculated analogously to the output voltage of the conventional boost converter, which can be derived from

$$V_{CC1} = V_{CC2} = 1/(1-D) V_{in} \quad (1)$$

At modes 3 and 6, the voltages on the output capacitors C₂ and C₁ can be derived from Figure 3c,f, respectively. They can be expressed as

$$V_{C2} = V_{CC1} + V_{CC2} = 2/(1-D) V_{in}, \quad (2)$$

$$V_{C1} = V_{CC1} + V_{CC2} = 2/(1-D) V_{in} \quad (3)$$

Moreover, the voltage on the switched capacitors C₄ and C₃ can also be derived from Figure 3c,f, respectively. The results are given by

$$VC4 = nV_{in} \cdot n(V_{in} \cdot V_{CC2}) = n/1-D V_{in}, \quad (4)$$

$$VC3 = nV_{in} \cdot n(V_{in} \cdot V_{CC1}) = n/1-D V_{in}, \quad (5)$$

From Figure 3b,e, it can be found that the output voltage is the sum of VC1, VC2, VC3 and VC4. With the results of Equations (2)–(5), the output voltage can be derived from

$$V_o = VC1 + VC2 + VC3 + VC4 = 2n + 4/1-D V_{in}. \quad (6)$$

Therefore, the voltage gain of the proposed converter is given by

$$V_o/V_{in} = 2n + 4/1 - D. \quad (7)$$

Equation (7) confirms that the proposed converter has a high step-up voltage gain without adopting an extremely large duty ratio. The curve of the voltage gain related to the turns ratio of the coupled inductor n and duty ratio D is shown in Figure 4. As the turns ratio of the coupled inductors increases, the voltage gain is extended significantly. When the duty ratio is only 0.6, the voltage gain reaches 15 with the turns ratio $n = 1$.




Figure 4. Voltage gain of the proposed converter verse duty ratio for several turns ratio n .

2. Experimental Verifications

To validate the performance and effectiveness of the proposed converter, a 1000 W laboratory prototype with 28-V input and 380-V output voltages was built and tested with the specifications and prototype with 28-V input and 380-V output voltages was built and tested with the specifications and parameters. The experimental results shown in the Figures 5-9 are measured under full-load conditions 1000 W. Figure 5 shows the waveforms of the interleaved PWM signals v_{gs1} and v_{gs2} , the input voltage $V_{in} = 28$ V and the output voltage $V_o = 380$ V. The duty ratio is about 0.58. Thus, the high step-up voltage gain is realized without operating at an extremely large duty ratio. The waveforms of gate signals and the drain-source voltages v_{ds1} and v_{ds2} are shown in Figure 6. It can be seen that the voltage stresses on the power switches are about 63 V, which is only one-sixth of the output

voltage. Thus, one can adopt low-voltage-rated devices to reduce the conduction and switching losses.




Figure 5. Measured waveforms of the gating signals and the input and output voltages.




Figure 6. Measured waveforms of the gating signals and the drain-source voltages of power switches.




Figure 7. Measured waveforms of the voltages and currents on the switches diodes.




Figure 8. Output voltage response with step load change.




Figure 9. Experimental conversion efficiency of the implemented converter.

In order to obtain a regulated and constant output voltage in spite of input voltage variation and output load disturbance, the closed-loop control with type III compensator is implemented. There are three poles (one at the origin) and two zeros provided by this compensation. The experimental result under the step load change from half load 500 W to full load 1000 W and vice versa is illustrated in Figure 8. It can be seen that the transient voltage ripple of the output voltage is small and insensitive to the load change. This means that the compensator design can deliver a dynamic performance. The experimental conversion efficiency of the presented converter is given in Figure 9, which is measured by the power analyzer (HIOKI 3390). The full-load efficiency is about 86% and the peak value of efficiency is 94.5% obtained at the output power of 200 W.

3. CONCLUSION

A new interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage stacking technique is proposed. The high step-up voltage conversion can be achieved without working at extremely large duty ratio. The switch voltage stress is much lower than the output voltage such that the low-voltage-rated power devices with low on-resistance can be adopted to reduce the conduction losses. Dual passive clamp circuits help to recycle the leakage energy of the coupled inductors and clamp the voltage stress of the switches to a lower level. The interleaved operation reduces the input current ripple. The diode reverse-recovery problem is alleviated by the leakage inductances of the coupled inductors for most of the diodes. The operating principle, the steady-state analysis and design guidelines of the proposed converter are presented. Finally, a 1000 W prototype converter was built and tested to validate the converter's performance.

REFERENCES

[1] Arunkumari, T.; Indragandhi, V. An overview of high voltage conversion ratio dc-dc converter configurations used in DC micro-grid architectures. *Renew. Sustain. Energy Rev.* 2017, 77, 670–687.

[2] Ajami, A.; Ardi, H.; Farakhor, A. A novel high step-up DC-DC converter based on integrating coupled inductor and switched-capacitor techniques for renewable energy applications. *IEEE Trans. Power Electron.* 2015, 30, 4255–4263.

[3] Tofoli, F.L.; Pereira, D.C.; Paula, W.J.; Junior, D.S.O. Survey on non-isolated high-voltage step-up DC–DC topologies based on the boost converter. *IET Power Electron.* 2015, 8, 2044–2057.

[4] Hsieh, Y.P.; Chen, J.F.; Liang, T.J.; Yang, L.S. Novel high step-up dc-dc converter with coupled-inductor and switched-capacitor techniques for a sustainable energy system. *IEEE Trans. Power Electron.* 2011, 26, 3481–3490.

[5] Honarjoo, B.; Madani, S.M.; Niroomand, M.; Adib, E. Analysis and Implementation of a New Single Switch, High Voltage Gain DC-DC Converter with a Wide CCM Operation Range and Reduced Components Voltage Stress. *J. Power Electron.* 2018, 18, 11–22.

[6] Raja.R, Nagrajan.C “Designing of LCL Filter and Stability Analysis of a Three Phase Grid Connected Inverter System” in (IJSETR), *International Journal of Science, Engineering and Technology Research* Volume 5, Issue 1, January 2016, Page.No.306-312.

[7] S.Karthick “Step up DC-DC Converter with high voltage gain using switched inductor techniques”, *International Journal Of Innovative Research in technology* Volume 2, Issue 9, ISSN: 2349-6002, Feb 2016

[8] V.Dhinesh “Design of a Boost-Buck Converter Fed PMDC Motor” *Engineering Science and Technology-An International Journal (ESTIJ)*, ISSN: 2250-3498, Vol13, No.4, August 2013.