

## **Decoding DMA Transactions and Implementing VFIO in USB4**

### **Rajat Khandelwal**

Intel Technology India Pvt. Ltd., Bengaluru, India

\_\_\_\_\_\*\*\*\_\_\_\_\_

*Abstract*—USB4 as a connectivity standard was developed to converge the USB Type-C connector ecosystem along with ultra-high speeds. The typical speed of data transfer over one USB4 transmission line is 20 Gbps making it a total bandwidth of 40 Gbps over two transmission lines. USB4 replaces USB3.2 while retaining USB2.0 bus operating in parallel. A variety of protocols are tunneled over USB4 routers, which include DP/HDMI, USB3 and PCIe. There are various interface adapters distributed throughout a USB4 router, which house address spaces. It's evident that all the address space cannot be addressed using memory BARs which calls for another method of data transmission - DMA. The various types of interface adapters are addressed in this paper along with the types of address spaces which the routers encompass. The only memory which is mapped directly through memory BARs is the host interface address space. This address space consists of four important sections - Host interface control, transmit descriptor rings, receive descriptor rings, and interrupt control. The memory addressed by BARs resides typically in BAR0, which is why it is possible to map this memory to user space using VFIO mechanism. A short introduction to user space mapping via VFIO is also provided in the paper.

# *Keywords—USB4 specification, Control channels, DMA, Configuration spaces, USB4 adapters, VFIO*

#### I. INTRODUCTION

We have come a long way from data speeds ranging from 12 Mbps (USB1.1) to 20 Gbps (USB3.2). This dramatic shift of speed advances has only been possible by increasing throughput and the arrival of Type C subsystem which provided a common high-speed interface for the protocols.

Thunderbolt and USB4 are two technologies which uses dual speed lanes for data transfer and their speed caps at 40 Gbps (20 Gbps per lane). Both the technologies use standard Type C interface. The important thing to note is that TBT and USB4 are themselves not protocols, but ways to tunnel various protocols. Below is a representation of the difference in speeds of various interfaces and the protocols tunneled by them.

USB spec	Max speed	РНҮ Туре	Connectors supported
USB1.1	12 Mbps	Full Speed	Туре А
USB2.0	480 Mbps	High speed	Туре А
USB3.1	5 Gbps	Super Speed	Type A/C
Gen1 (1x1)			

USB3.1	10 Gbps	Super Speed	Type A/C
Gen2 (2x1)		Plus	
USB3.2	20 Gbps	Super Speed	Туре С
(2x2)		Plus	
TBT3 x1	20.625	CIO	Туре С
	Gbps		
TBT3 x2	41.25 Gbps	CIO	Туре С
USB4 x1	20 Gbps	CIO	Туре С
USB4 x2	40 Gbps	CIO	Туре С

An interesting thing to note is that TBT3 tunnels PCIe and DP/HDMI protocols but not USB3. But USB4 tunnels all these 3 protocols. USB2 protocol still exists in modern Type C connectors as a legacy mechanism of data transfer and is not tunneled. Separate D+/D- channels run through Type C connector to support USB2 single lane protocol.

The supporting mechanism through which USB4 work is by tunneling the protocols through routers. The router which is present in the host is termed as *host router*. Similarly, we have *device routers* which can be connected in the form of daisy chain subsequently. Below is a figure which represents USB4 gatkex card supplied by Intel.



Fig. 1. USB4 gatkex card (Intel generic)

The USB4 gatkex card shown above is basically a USB4 device router from within. The above figure has 3 downstream Type C ports and 1 upstream Type C port. The upstream port can be connected to a host Type C receptacle through a thunderbolt cable.

We will see how a router is laid out in a USB4 specification. Each router has 3 adapters – Protocol adapters, Control adapters, and Lane adapters. Each router has its own router configuration space. The protocol and lane adapters have adapter, path and counters configuration spaces. Point to note is that there are two lane adapters in each router since there are two lanes each providing a throughput of 20 Gbps.

The protocol adapters are subdivided into upstream and downstream protocol adapters which are specific to USB3, PCIe and DP/HDMI. They are basically used to convert USB4 traffic into protocol traffic and vice versa.

There exists a host interface adapter which is present in the host interface layer. This layer houses N transmit descriptor rings and N receive descriptor rings. The transmit ring and receive ring with hop ID 0 is used to communicate between host (connection manager) and the USB4 domain.

This host interface layer houses certain registers which are mapped via memory PCIe BARs. The configuration spaces however are large and thus can only be addressed through DMA. This paper primarily focuses on how the DMA transactions take place and what they are made of. Further we will see how can we map the host interface layer to user space via VFIO.

#### **II.** LAYOUT OF A ROUTER

A USB4 router can be theoretically represented in the form given below.




Fig. 2. Representation of a USB4 router

This router contains two downstream USB4 Type C ports and one upstream port. As we can see, there are PCIe upstream and PCIe downstream adapters corresponding to the direction of the data flow. Similarly, we have USB3 upstream and downstream adapters. There is also a time management unit (TMU) which supports time synchronization within routers.

As represented in the figure, USB2 lanes run separately through a channel which is called D+/D- channel in Type C receptacle.


#### **III.**ADAPTERS AND CONFIG SPACES

There are three types of adapters in a USB4 router – Protocol adapters, Control adapters and Lane adapters. We have two types of protocol adapters – Host interface adapter and generic protocol adapters (USB3/DP/HDMI/PCIe). All the adapters except control adapters house configuration spaces – Adapter config space, Path config space and Counter config space. In addition, each router also has its own router config space and a sideband (SB) register space which is addressed through SBU transactions.

As explained earlier, the registers residing in host interface layer can be easily addressed using memory BAR0. And thus, they can be easily ported to user space using VFI0. The configuration spaces can only be addressed using DMA.

The figure given below represents various layers and adapters in a USB4 router.

Protocol Adapter			Control Adapter	
	Protocol Adapter Layer			Configuration Layer
	Lane Adapter			Transport Layer
				Physical Layer
				Logical Layer
				Electrical Layer



#### **IV.**TRANSPORT LAYER

All the packets on arriving a router are directed toward transport layer. Following is the direction flow of all the packets that are present as a part of USB4 transaction.

- A. Control packets: A read/write control packet can be transmitted from host to a router and from a router to a host. When the flow direction is from host to router, the packet is transmitted from host to host interface adapter, then it goes to control adapter, then to the transport layer and then to the respective configuration space. Similarly a control packet received from a router's configuration space is transmitted from configuration space to transport layer to control adapter to host interface layer to lane adapter to finally host.
- B. USB3 packets: For the USB3 packets going from USB3 host to router, the transmission flow is USB3 host to USB3 interface adapter to control adapter to transport layer to respective adapter.
- C. PCIe packets: PCIe packets are transmitted from a PCIe end point to a PCIe bridge (if exists) to PCIe interface adapter to control adapter to transport layer to respective adapter.
- D. DP/HDMI packets: DP/HDMI packets are direct flow packets. They have a source and destination. They originate from a DP/HDMI source and are transmitted to DP/HDMI interface adapter to control adapter to transport layer to respective adapter.

- E. Link type transactions: These originate from logical layer and are used during lane initialization. They are also used to signal a change in adapter state due to events such as a lane disconnect or transition to a low power state. LT transactions are transmitted from logical layer to control adapter to transport layer to SB (sideband) channel to SB channel of another router to control adapter to transport layer to respective SB register space.
- F. Administrative type transactions: AT transactions are used at the time of router enumeration and they serve the purpose of identifying lanes, generation and speed in a router. They have the same route as that of link type transactions. These are also SB transactions and are transmitted along the SBU lines.
- G. Broadcast retimer type transactions: BRT transactions are also SB transactions which are transmitted to enumerate retimers. There can be a maximum of 6 retimers between two routers. Thus retimer numbering can go from 1 to maximum of 6. BRT transactions occur in both directions from router A to router B and vice versa. They have the same path as that of LT transactions.
- H. Addressed retimer transactions: ART transactions are solely used for TxFFE negotiations. There exists a TxFFE register in SB register space of each router. ART transactions follow the same route as that of LT transactions.

#### V. TIME SYNCHRONIZATION

The Time Synchronization Protocol is a distributed protocol that defines how the real-time clocks in a USB4 fabric synchronize with each other. The real-time clocks are organized into a hierarchy with the host router at the top of the hierarchy determining the reference time for the entire domain. Clock synchronization is achieved by exchanging ordered sets and time sync packets where downstream devices use both local timestamps and the timing information in the time sync Packets to adjust their clocks to the time of the host router.


When Inter-Domain time synchronization is disabled, the time synchronization protocol executes within the scope of a single domain. All time sync packets, state machines and other entities are associated with a single domain. The time established within one domain by the protocol is independent of the time in other domains.

When Inter-Domain time synchronization is enabled, the time synchronization protocol executes within the scope of an interconnected set of domains. The Connection Manager s of the domain establish an Inter-Domain clock synchronization hierarchy by selecting one of the host routers to be the time source for all domains. The time synchronization protocol then synchronizes the clocks of the other domains to the Inter-Domain host router clock. [3]

#### VI.LANE ADAPTER STATE MACHINE

The state machine in the given figure describes the behavior of the logical layer in a lane adapter. A detailed description of the states and transitions between states follows.

- A. Disabled state: The lane adapter disables the lane.
- B. CLd state: Lane adapter transmitter and receiver are inactive.
- C. Training state: The lane adapter performs symbol synchronization and transfer of lane parameters.
- D. CL0 state: The lane adapter can transmit and receive transport layer packets across the lane.
- E. Lane bonding state: bonds two single lane links into a dual lane link.
- F. CL0s, CL1 and CL2 state: Low power states. [3]



#### **VII.** ROUTER CONFIGURATION SPACE

The following configuration registers are present in router config space.

Register name	Bit(s)	Field name
ROUTER_CS_0	15:0	Vendor ID
	31:16	Device ID
ROUTER_CS_1	7:0	Next
		capability
		pointer
	13:8	Upstream
		adapter
	19:14	Max adapter
	22:20	Depth
ROUTER_CS_2	23	Rsvd



INTERNATIONAL RESEARCH JOURNAL OF ENGINEERING AND TECHNOLOGY (IRJET)

VOLUME: 09 ISSUE: 02 | FEB 2022

WWW.IRJET.NET

		1
	31:24	Revision
		number
ROUTER_CS_3	31:0	Topology ID low
ROUTER_CS_4	23:0	Topology ID high
	30:24	Rsvd
	31	Topology ID
		valid
ROUTER_CS_5	7:0	Notification timeout
	15:8	CM USB4 version
	23:16	Rsvd
	31:24	USB4 version
ROUTER_CS_6	0	Enter sleep
NOOTEN_03_0	1	Enable wake
	1	on PCIe
	2	WO USB3
	3	Enable wake
	5	enable wake
	22:4	Rsvd
	23	CM TBT3
	-	support
	24	PCIe
		tunneling ON
	25	USB3
	23	tunneling ON
	26	Internal host
	20	controller ON
	30:27	Rsvd
	30.27	Configuration
	51	valid
ROUTER_CS_7	0	Sleep ready
	1	TBT3 not
	2	supported
	2	Wake on
	2	PCIe status
	3	Wake on USB3 status
	4	Wake on DP
		status
	17:5	Rsvd
	18	Internal host
		controller
		implemented
	23:19	Rsvd
	24	Router ready
	25	Config ready
	31:26	Rsvd
ROUTER_CS_8	31:0	UUID high
ROUTER_CS_9	31:0	UUID low
ROUTER_CS_10		
	31:0	Data[0]
ROUTER_CS_11	31:0	Data[1]
ROUTER_CS_12	31:0	Data[2]
ROUTER_CS_13	31:0	Data[3]

	1	1
ROUTER_CS_14	31:0	Data[4]
ROUTER_CS_15	31:0	Data[5]
ROUTER_CS_16	31:0	Data[6]
ROUTER_CS_17	31:0	Data[7]
ROUTER_CS_18	31:0	Data[8]
ROUTER_CS_19	31:0	Data[9]
ROUTER_CS_20	31:0	Data[10]
ROUTER_CS_21	31:0	Data[11]
ROUTER_CS_22	31:0	Data[12]
ROUTER_CS_23	31:0	Data[13]
ROUTER_CS_24	31:0	Data[14]
ROUTER_CS_25	31:0	Data[15]
ROUTER_CS_26	31:0	Metadata
ROUTER_CS_27	15:0	Opcode
	23:16	Rsvd
	29:24	Status
	30	Operation
		not
		supported
	31	Operation
		valid

The above table is provided to give a representation of what a router config space looks like.

#### VIII.ADAPTER CONFIGURATION SPACE

Every adapter (except for a control adapter) shall have its own adapter configuration space. The adapter configuration space structure begins with a set of doublewords describing the basic attributes of an adapter. The rest of the space is populated with a linked list of capabilities.

A Connection Manager reads from or writes to adapter configuration space using the read requests and write requests defined. A router shall allow a Connection Manager to access adapter configuration space regardless of whether or not the adapter is connected.[3]

#### IX.USB4 HOST MEMORY

The host interface layer of a USB4 router houses these registers:

Offset	Register name	
Host interface control		
39640h	Host interface capabilities	
39858h	Host interface reset	
39864h	Host interface control	
39880h	Host interface CL1 enable	
39884h	Host interface CL2 enable	
Transmit descriptor rin	gs	
00000h + n*10h	Base address low	
00004h + n*10h	Base address high	
00008h + n*10h	Producer and consumer	

© 2022, IRJET

| ISO 9001:2008 Certified Journal

I | Page 368



INTERNATIONAL RESEARCH JOURNAL OF ENGINEERING AND TECHNOLOGY (IRJET)

🔽 VOLUME: 09 ISSUE: 02 | FEB 2022

WWW.IRJET.NET

	indexes
0000Ch + n*10h	Ring size
19800h + n*20h	Ring control
Receive descriptor rings	<u> </u>
08000h + n*10h	Base address low
08004h + n*10h	Base address high
08008h + n*10h	Producer and consumer indexes
0800Ch + n*10h	Ring and buffer size
29800h + n*20h	Ring control
29804h + n*20h	PDF bit masks
Interrupts	
37800h : 37800h + (4 *	Interrupt status (ISR)
ceiling(3N/32) – 1)	
37808h : 37808h + (4 *	Interrupt status clear (ISC)
ceiling(3N/32) – 1)	
37810h : 37810h + (4 *	Interrupt status set (ISS)
ceiling(3N/32) – 1)	
38200h : 38200h + (4 *	Interrupt mask (IMR)
ceiling(3N/32) – 1)	
38208h : 38208h + (4 *	Interrupt mask clear (IMC)
ceiling(3N/32) – 1)	
38210h : 38210h + (4 *	Interrupt mask set (IMS)
ceiling(3N/32) – 1) I	
38C00h : 38C3Ch	Interrupt throttling rate (ITR)
38C40h : 38C40h + (4 *	Interrupt vector allocation
ceiling(3N/8) – 1)	(IVAR)
18C00h :18C00h + (4 *	Receive ring vacancy
ceiling(N/8) – 1)	control
19400h :19400h + (4 *	Receive ring vacancy status
ceiling(N/32) – 1)	

Here n represents the hop ID of the ring.

#### X. CONTROL RINGS AND DMA MAPPING

A finite number of transmit descriptor and receive descriptor rings are allocated by the connection manager. In Linux, the number is 10, i.e., the number of hop IDs allocated is 10. The ring with hop ID 0 is called control ring since it is used extensively by the connection manager to read/write configuration spaces (control packets).

A DMA address is allocated via coherent kernel methods for each transmit/receive ring. The respective DMA address of a ring is then written into 'base address low' and 'base address high' fields in the host memory (Refer sec. IV) corresponding to the respective ring. 'Ring size' field also gets written (in Linux, with a value of 10), i.e., a total of 10 descriptors per ring. The producer and consumer index fields get written to 0 for each ring initially.

#### XI.TRANSMIT INTERFACE

The table below depicts the contents of a transmit descriptor.

DW	Bits	Name
0	0-31	Address low
1	0-31	Address high
	0-11	Data length
	12-15	EOF PDF
	16-19	SOF PDF
2	20	Rsvd
	21	Descriptor done
	22	Request done
	23	Interrupt enable
3	0-31	Rsvd

- Address low lower 32 bits of DMA address of the buffer to be transmitted
- Address high higher 32 bits of DMA address of the buffer to be transmitted
- Data length No of bytes to be transmitted from this data buffer
- EOF PDF PDF value of the transport layer packet containing this buffer; PDF protocol defined field
- SOF PDF Ignore
- Descriptor done Set to 0 when posting a data buffer to be transmitted. If 'Request Status' field is set to 1, host interface layer sets this field to 1 after the last byte is sent to transport layer. If 'Request Status' field is set to 0, host interface layer doesn't write to this field
- Request Status Determines the update policy of 'Descriptor done' field
- Interrupt enable If set to 1, host interface layer issues an interrupt to the connection manager after updating 'Descriptor done' field

Producer index of transmit ring – Index of the next transmit descriptor the host writes to.

Consumer index of transmit ring – Index of the next transmit descriptor to be processed by host interface layer.

The buffer to be transmitted is appended with a CRC to detect inconsistency in data transmitted. The buffer is allocated a DMA address via coherent kernel methods and the address is stored in 'Address low' and 'Address high' fields in the transmit descriptor present at producer index of the transmit ring with hop ID 0.

The transmission of descriptor to host interface layer starts when producer index  $\neq$  consumer index. Initially, both are set to 0 by the connection manager. So, when transmission is to start, producer index is increased by 1. Now, the transmit descriptor at producer index is

transmitted to the host interface layer. The DMA address of this transmit descriptor is calculated by increasing the address contained in 'base address low' and 'base address high' fields of host interface memory transmit ring by the producer index.

The host interface layer processes the transmit descriptor and fetches the buffer at DMA address present in 'address low' and 'address high' fields of the descriptor. The host interface layer is also responsible to prepend the transport layer packet header into the buffer fetched from host memory. Now this transport layer packet is appended a PDF packet equal to EOF PDF field of the transmit descriptor.

When the last byte of the transport packet formed is transmitted to transport layer, the host interface layer increases the consumer index by 1 and updates the 'Descriptor done' field depending on 'Request done' field and issues an interrupt according to the 'Interrupt enable' field set by the connection manager.

The host on receiving an interrupt comes to know that the buffer is successfully transmitted to the transport layer.

#### **XII.** RECEIVE INTERFACE

The table below depicts the contents of a receive descriptor.

DW	Bits	Name
0	0-31	Address low
1	0-31	Address high
	0-11	Data length
	12-15	EOF PDF
	16-19	SOF PDF
	20	CRC error
2	21	Descriptor done
	22	Buffer overflow
	23	Interrupt enable
	24-31	Offset
3	0-31	Rsvd

- Address low lower 32 bits of DMA address of the data buffer to receive contents from the domain
- Address high higher 32 bits of DMA address of the data buffer to receive contents from the domain
- Data length No of bytes to be received in the data buffer
- EOF PDF PDF value of the transport layer packet carrying data from a transmit descriptor
- SOF PDF Set to 0

- CRC error indicates if there is an error in the frame CRC
- Descriptor done Set to 0 initially. If 'Request Status' field is set to 1, host interface layer sets this field to 1 after the last byte is sent to host memory. If 'Request Status' field is set to 0, host interface layer doesn't write to this field
- Request Status Determines the update policy of 'Descriptor done' field
- Interrupt enable If set to 1, host interface layer issues an interrupt to the connection manager after updating 'Descriptor done' field
- Offset offset of the host memory data buffer at which the data is to be received

Producer index of receive ring - Index of the next receive descriptor that the host interface layer writes to.

Consumer index of receive ring - Index of the next receive descriptor that the host provides to the host interface layer.

The data buffer in the host memory is allocated a DMA address via coherent kernel methods and the address is stored in 'Address low' and 'Address high' fields in the receive descriptor present at consumer index of the receive ring with hop ID 0.


The transmission of buffer from transport layer to host memory starts when producer index  $\neq$  consumer index. Initially, both are set to 0 by the connection manager. So, when transmission is to start, consumer index is increased by 1. Now, the receive descriptor at consumer index is filled by the host interface layer. The DMA address of this receive descriptor is calculated by increasing the address contained in 'base address low' and 'base address high' fields of host interface memory receive ring by the consumer index.

The host interface layer increases producer index by 1 and fetches the transport layer packet from the transport layer and posts the content at the DMA address present in 'address low' and 'address high' fields of the descriptor. The host interface layer is also responsible to remove the transport layer header from the packet received from the transport layer.

The host interface layer sets the 'Buffer overflow' bit if the size of the payload exceeds the available size in the data buffer in the host memory.

When the last byte of the transport packet formed is transmitted to host memory, the host interface layer updates the 'Descriptor done' field depending on 'Request done' field and issues an interrupt according to the 'Interrupt enable' field set by the connection manager. The host on receiving an interrupt comes to know that the buffer is successfully received in the host memory.

Thus, it can be proved that the transmit/receive flow requires two separate DMA transactions, which is illustrated in the figure below.



#### Fig. 4. Pictorial representation of DMA flows in transmit and receive descriptors

A crucial point to note is that for DMA transactions to happen on any PCIe endpoint device, bus mastering needs to be enabled. Thus, a value of PCI\_COMMAND\_MASTER (0x4) is stored in the PCI\_COMMAND register in PCIe config space by the connection manager.

#### XIII.VFIO

The VFIO driver framework provides unified APIs for direct device access. It is an IOMMU/device-agnostic framework for exposing direct device access to user space in a secure, IOMMU-protected environment. This framework is used for multiple devices, such as GPUs, network adapters, and compute accelerators. With direct device access, virtual machines or user space applications have direct access to the physical device.[4]

Devices are the main target of any I/O driver. Devices typically create a programming interface made up of I/O access, interrupts, and DMA. Without going into the details of each of these, DMA is by far the most critical aspect for maintaining a secure environment as allowing a device read-write access to system memory imposes the greatest risk to the overall system integrity. VFIO makes use of containers which hold one/more groups. A container is created by simply opening the character device exposes by VFIO in sysfs - /dev/vfio/vfio.

On its own, the container provides very little functionality. The user has to add groups in the container for the next level of abstraction. This is done easily by unbinding the native driver to the device and binding it to vfio-pci driver. By doing so, a VFIO group will appear in sysfs as /dev/vfio/<GROUP>.

Here, GROUP is the IOMMU group number of which the device is a member. If more than one device is a member of the group, all the devices should be added in the group by unbinding and binding.

Once the group is prepared, it is attached to the container using VFIO\_GROUP\_SET\_CONTAINER ioctl call, passing the file descriptor the container file opened.

All the ioctl calls which are associated with VFIO are present in the linux/vfio.h file.

Here, we give a prepared code to map the host interface memory of host USB4 router and read the number of paths. The number of paths is present in bits [10:0] of Host interface capabilities register in host interface layer. The steps to do so by VFIO are listed below:

- A. Enable the vfio-pci driver by setting the kernel config: CONFIG\_VFIO\_PCI=y.
- B. Unbind the native thunderbolt driver from the USB4 PCIe device.
- C. Bind the vfio-pci driver to the device.
- D. Check if there are other devices present in the iommu group the USB4 device is in. If so, unbind their respective drivers and bind the vfio-pci driver.
- E. Create a container by opening the character file /dev/vfio/vfio.
- F. Open the group created in sysfs under /dev/vfio/<GROUP>.
- G. Bind the group to the container created by using VFIO\_GROUP\_SET\_CONTAINER ioctl call.
- H. Enable type 1 IOMMU by using VFIO\_SET\_IOMMU ioctl call.
- I. Get the BAR0 region information using VFIO\_DEVICE\_GET\_REGION\_INFO ioctl call.
- J. The above region information contains size and offset. So, now map the region using mmap system call with the given size and offset.

K. That's it. Now the BAR0 has been completely mapped and now you can access any register by dereferencing pointer address.

The complete code to map the host interface layer registers and print the number of paths is given in the below link:

https://github.com/rajatkha/libusb4

#### ACKNOWLEDGMENT

I would like to acknowledge Intel for providing me this opportunity to share my research work on USB4. I would also like to thank Rajaram Regupathy who helped me in mapping host interface memory through VFIO.

#### REFERENCES

[1] Tailor Neel Kishorkumar, "USB3.0 protocol"

- [2] POINTGREY Innovation in Imaging, "USB 3.0: Improvements over USB 2.0", February, 2013
- [3] Apple Inc, HP Inc, Intel Corporation, Microsoft Corporation, Renesas Corporation, STMicroelectronics, Texas Instruments, "Universal Serial Bus 4 (USB4) Specification", revision 1.0, October, 2020
- [4] Neo Jia, Kirti Wankhede, "VFIO Mediated Devices", 2016
- [5] Alex Williamson, "VFIO: A User's Perspective", November, 2012
- [6] Intel Corporation, "Intel USB4 Evaluation Dock EVB User Manual", revision 4.0, May, 2021
- [7] Sony, "What are the USB4 data transfer rates and specifications?", March, 2022